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Abstract – A new architecture of multiplier-and-accumulator (MAC) for high-speed arithmetic. By combining multiplication with
accumulation and devising a hybrid type of carry save adder (CSA), the performance was improved. Since the accumulator that has
the largest delay in MAC was merged into CSA, the overall performance was elevated. The proposed CSA tree uses 1’scomplement-based radix-2 modified Booth’s algorithm (MBA) and has the modified array for the sign extension in order to increase
the bit density of the operands. Moreover, depending on data switching activity statistically reduce the power consumption
Keywords - Field-programmable gate array (FPGA), FIR filter; DA algorithm.

I.

possible to optimize the pipeline scheme to improve the
performance.

INTRODUCTION

In signal processing, a finite impulse response
(FIR) filter is a filter whose impulse response (or
response to any finite length input) is of finite duration,
because it settles to zero in finite time. The output y of a
linear time invariant system is determined
by convolving its input signal x with its impulse
response b. For a discrete-time FIR filter, the output is a
weighted sum of the current and a finite number of
previous values of the input.

Moreover, depending on data switching activity
statistically reduce the power consumption. Distributed
arithmetic is a bit level rearrangement of a multiply
accumulate to hide the multiplications.
It is a powerful technique for reducing the size of a
parallel hardware multiply-accumulate that is well
suited to FPGA designs.
It can also be extended to other sum functions such
as complex multiplies, fourier transforms and so on.

A new architecture of multiplier-and-accumulator
(MAC) for high-speed arithmetic is obtained By
combining multiplication with accumulation and
devising a hybrid type of carry save adder (CSA), the
performance was improved.

Multiplication is a mathematical operation that at its
simplest is an abbreviated process of adding an integer
to itself a specified number of times. A number
(multiplicand) is added to itself a number of times as
specified by another number (multiplier) to form a result
(product). In elementary school, students learn to
multiply by placing the multiplicand on top of the
multiplier.

Since the accumulator that has the largest delay in
MAC was merged into CSA, the overall performance
was elevated.
The proposed CSA tree uses 1’s-complement-based
radix-2 modified Booth’s algorithm (MBA) and has the
modified array for the sign extension in order to increase
the bit density of the operands. The CSA propagates the
carries to the least significant bits of the partial products
and generates the least significant bits in advance to
decrease the number of the input bits of the final adder.

The multiplicand is then multiplied by each digit of
the multiplier beginning with the rightmost, Least
Significant Digit (LSD). Intermediate results (partial
products) are placed one atop the other, offset by one
digit to align digits of the same weight. The final
product is determined by summation of all the partialproducts.

Also, the proposed MAC accumulates the
intermediate results in the type of sum and carry bits
instead of the output of the final adder, which made it

Although most people think of multiplication only
in base 10, this technique applies equally to any base,
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The first part is dedicated to the generation of
partial products, and the second one collects and adds
them.

including binary. Fig.1 shows the data flow for the basic
multiplication technique just described. Each black dot
represents a single digit.

In order to achieve high-speed multiplication,
multiplication algorithms using parallel counters, such
as the modified Booth algorithm has been proposed, and
some multipliers based on the algorithms have been
implemented for practical use. This type of multiplier
operates much faster than an array multiplier for longer
operands because its computation time is proportional to
the logarithm of the word length of operands.
Booth multiplication is a technique that allows for
smaller, faster multiplication circuits, by recoding the
numbers that are multiplied. It is possible to reduce the
number of partial products by half, by using the
technique of radix-4 Booth recoding. The basic idea is
that, instead of shifting and adding for every column of
the multiplier term and multiplying by 1 or 0, we only
take every second column, and multiply by ±1, ±2, or 0,
to obtain the same results. The advantage of this method
is the halving of the number of partial products. To
Booth recode the multiplier term, we consider the bits in
blocks of three, such that each block overlaps the
previous block by one bit. Grouping starts from the
LSB, and the first block only uses two bits of the
multiplier.

Fig. 1 Basic Multiplication
II. RELATED WORK
Fast multipliers are essential parts of digital signal
processing systems. The speed of multiply operation is
of great importance in digital signal processing as well
as in the general purpose processors today, especially
since the media processing took off.
In the past multiplication was generally
implemented via a sequence of addition, subtraction,
and shift operations. Multiplication can be considered as
a series of repeated additions.
The number to be added is the multiplicand, the
number of times that it is added is the multiplier, and the
result is the product. Each step of addition generates a
partial product.

III. DISTRIBUTED ARITHMETIC ALGORITHM
The DA algorithm was initially proposed by Crosier
in 1973. It attracted attention again after the FPGA LUT
(Look-up Table) was invented by Minx in the early 90s
of last century and effectively applied in the design of
FIR filters [1]. The principle of DA algorithm is as
follows [1]. The output of linear time-invariant system is
shown as Eq. (1).

In most computers, the operand usually contains the
same number of bits. When the operands are interpreted
as integers, the product is generally twice the length of
operands in order to preserve the information content.
This repeated addition method that is suggested by the
arithmetic definition is slow that it is almost always
replaced by an algorithm that makes use of positional
representation. It is possible to decompose multipliers
into two parts.

Where Am is a fixed factor, Xm is the input data (Xm
<1). Xm can be expressed as Eq. (2) using the binary
complement.

In Eq. (3), as the value of xmn is 0 or 1, there are 2
kinds of different results of ∑
Fig.2 Signed Multiplication algorithm
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In which, as the value of mn x is 0 or 1, so the value
of mn and m0 is ±1. Then Eq. (6) can be expressed
as Eq. 7

If we construct a LUT which can store all the
possible combination of values [2], we can calculate the
value of 2 in advance and store them in the LUT.
Using xmn as the LUT address signal, the shifting (2-1
operation) and adding operation are carried out on the
can be realized
output of the LUT. Then ∑
through N-1 cycles and the result of multiplication
accumulation can be achieved directly. So the
complicated multiplication-accumulation operation is
converted to the shifting and adding operation. The
parallel computing is adopted to improve the speed of
calculation.The
complicated
multiplicationaccumulation operation is converted to the shifting and
adding operation when the DA algorithm is directly
applied to realize linear time invariant system. However,
the scale of the LUT will increase exponentially with the
coefficient. If the coefficient is small, it is very
convenient to realize through the rich structure of FPGA
LUT; while the coefficient is large, it will take up a lot
of storage resources of FPGA and reduce the calculation
speed. Meanwhile, the N-1 cycles also result in the too
long LUT time and the low computing speed. The paper
presents the improvement and optimization of the DA
algorithm aiming at the problems of the configuration in
the coefficient of FIR filter, the storage resource and the
calculating speed, which make the memory size smaller
and the operation speed faster to improve the
computational performance.

.

As there are 2M different kinds of
results
of and the value of mn is ±1, so the results show
positive and negative symmetry property. If the positive
and negative sign are not considered, there are only2M1 different kind of results and the size of storage will
reduce by half. Through the algorithm optimization, Eq.
(8) can be simplified as Eq. (9).
Then the size of memory is 2M/4+2M/4=2M/4+1.
Compared with the memory size which is 2M-1 before
optimizing, its memory scale is only 2-3M/4+2 times of
the original. Through the algorithm improvement, the
hardware resource is reduced and the operation speed is
improved. The simplified hardware circuit structure is
shown in Fig. 3.

IV. IMPROVED DESIGN
From Eq. (2), Xm can be expressed as Eq. (4).

Where the - X m can be expressed as Eq. (5) according
to the binary complement operation [3].

Fig.3 Hardware Circuit
Put Eq. (5) and Eq. (2) into Eq. (4), Eq. (6) can be
achieved.

For convenience, two variables are defined as follows:

Fig.4 FIR filter Structure
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storage resource and the calculating speed, the DA
algorithm is optimized and improved in the algorithm
structure, the memory size and the look-up table speed.

When using the DA algorithm to implement the
linear time-invariant system, the algorithm is optimized
according the method of section 2. The prestoring value
corresponding to the upper half of the memory address
of LUT storage will be the negative of the lower half
and then the LUT reduces by half using symmetry. The
address maker circuit generates the LUT address.
According to result of the improvement and
optimization, the LUT is divided into two 4-input LUTs
and the address maker circuit divides the input signals
into four segments in accordance with the 4-input LUT.
The speed of signal sampling under the control of
the FPGA can be adjusted. The data buffer can be
established according to the order of the filter. As the
designed filter is a 16th-order one,so the sampled serial
data can be sent to the 20 bits serial-in parallel-out shift
register, and then the data is divided and sent to the LUT
in turn. As the coefficient is amplified 216 times, the
obtained result is reduced by the output circuit
accordingly.

Fig 5.a: Power Report of Booths multiplier

The implementation of filter based on FPGA is
realized on EP2C5T144C8 chips by using of IP core, the
DA algorithm and the improved DA algorithm
separately. The results of compilation and test show that
the needed LE is 1522, 1269 and 776 respectively when
IP core, the DA algorithm and the improved DA
algorithm is used to implement filter. The improved
algorithm can greatly reduce the hardware resource and
improve the throughput efficiency.
V. CONCLUSION & RESULTS
This paper states FIR filter Developed with DA
algorithm is the better of all the multipliers. The
complicated multiplication-accumulation operation is
converted to the shifting and adding operation when the
DA algorithm is directly applied to realize FIR filter.
The simulation results of various other multipliers are
compared in many factors. Aiming at the problems of
the best configuration in the coefficient of FIR filter, the

Fig 5.b: Power Report of Wallace tree multiplier
.

Fig 5.c: Power Report of DA FIR multiplier
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Fig 5.d: Simulation Results of DA FIR multiplier
.
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To construct a complete multiplier, a final adder has
to be provided to convert the carry-save outputs
from the DA multiplier into a single integer. Carryselect adders have been used in [l] to exploit the
unimodal input arrival profile.
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